

Design and Analysis of High Performance PISO & PIPO Shift Registers

Namrata Joshi¹, Ravi Jangir²

^{1,2}Assistant Professor, Department of Electronics and Communication Engineering,
Swami Keshvanand Institute of Technology, Management and Gramothan, Jaipur, Rajasthan, India
Corresponding Author: Namrata Joshi

Abstract: Shift registers play a vital role in many of the digital systems. They are used to store binary information and this binary data can be inserted or shifted using flip flops. By the use of sequential I/O channels, a shift register plays an important link between systems. With the downscaling of chip size in VLSI technology, the prime factor to design any circuit is power dissipation. This work enumerates the implementation of PISO & PIPO shift registers by a master-slave D flip-flop as a storage element using BICMOS logic. Cadence EDA tool has been used to design proposed shift registers at 180nm technology. Supply voltage is varying between 1.2 to 2V and frequency of clock signal is 200MHz. Results of power dissipation for the proposed shift registers have been compared with the results of conventional design using CMOS technology, which clearly shows that proposed circuits have less power dissipation compared to conventional circuits.

Keywords: PISO & PIPO Shift Register, BICMOS, Master-Slave D flip-flop, Latch up, Cadence.

Date of Submission: 11-03-2019

Date of acceptance: 27-03-2019

I. Introduction

An n-bit shift register has n flip-flops to store n bits of information along with combinational gates to perform data processing tasks which control whenever some new information has been transferred into the shift register. Flip-flops are connected in a cascade configuration to form a shift register and the output of the first flip-flop is connected to the input of the next flip-flop and so on. The same clock pulse is given to all the flip-flops. As the main motive for any VLSI circuit is to reduce power dissipation, to fulfill these needs many new techniques are being introduced by the researchers. Here parallel-in-serial-out (PISO) and parallel-in-parallel-out (PIPO) shift registers have been designed by the use of BICMOS logic with Cadence EDA tool and calculation of power dissipation has been performed. Performance evaluation has been done by comparing the results of power dissipation for the proposed circuit with the results of conventional design using CMOS technology. BICMOS logic has been introduced to get the advantages of both BJT and CMOS logic. Because of CMOS logic power consumption has been reduced and due to BJT high speed & high current driving capabilities has been introduced in the circuit. Also latch-up problem is completely eliminated. [1]

In prior research work, shift register circuit has been implemented by using many techniques aiming to reduce power dissipation.

In [1], Divya Bora et al. designed some digital circuits with BICMOS logic using Tanner EDA tool to obtain benefits of low static power, large current driving capabilities, high switching speed and high gain. Latch-up can be avoided by the use of this logic. In [2], Achyutpandey et al. used Microwind design and simulation tool to implement a 4-bit shift register with self-clocked D flip-flop as a storage element at 90nm technology. The aim of doing this is to reduce power consumption, delay and area of the proposed circuit. Proposed SISO shift register has average power consumption of 107 μ w and delay of 257ps. Proposed SIPO shift register has average power consumption of 182 μ w. Proposed PISO shift register has average power consumption of 155 μ w. Proposed PIPO shift register has average power consumption of 123 μ w. In [3], Raj Kumar Mistry et al. designed a 4-bit Universal shift register using GDI technique & TG. LTspice XVII has been used for the purpose of simulation. This paper concludes that GDI technique has less power dissipation and delay compared to TG technique. GDI technique has delay of 46.4 μ s and power dissipation of 633.8 μ w for the proposed circuit.

In [4], A. Lakshmi et al. used a modified design of D flip-flop to implement a 12-bit Parallel In Parallel Out shift register at 180nm technology. The motive behind this is to implement a positive edge triggered conventional D flip-flop with high speed and less power consumption. This proposed PIPO shift register has power consumption of 0.028mw. In [5], Saranya Met. et al. implemented a universal shift register with the use of conventional static master-slave flip-flop at a frequency of 250MHz. This proposed circuit improves power delay product. For the simulation of results Hspice tool has been used. In [6], Noor M. Nayeem et al. designed reversible shift registers (SISO, SIPO, PISO, PIPO) and a universal shift register. These proposed circuits have advantages

of low transistor count, which make it more efficient compared to conventional design. In [7], CH. Jayaprakashet. al. implemented a PIPO shift register using 50nm technology at 1GHz frequency. Analysis of average power, delay and power delay product have done for the proposed shift register circuit.

In this paper PISO & PIPO shift register have been implemented at 180nm technology using BICMOS logic. In section 2 working of proposed shift register circuit has explained. Section 3 shows schematics of shift registers and components using Cadence Virtuoso schematic editor. In section 4 simulation results for all the schematics have shown. Section 5 concluded the paper.

II. Proposed Shift Registers

Shift register has used for the transmission of data just after storing it in serial or parallel mechanism. Serial manner means processing of bits sequentially and parallel manner means processing of bits in parallel. On structural basis shift register has four different modes. In Serial-In Serial-Out (SISO) shift register with every clock, there is a shift of one bit either in left or right with serial feed of input data. In Serial-In Parallel-Out (SIPO) shift register output data has stored in parallel and input data feed in serial manner. [9] Parallel-In Serial-Out (PISO) shift register is a type of register in which input data has stored in parallel manner and out in serial manner. In Parallel-In Parallel-Out (PIPO) shift register input loads in parallel manner and also out in parallel manner. In this paper we are implementing two operating modes of shift registers which are PISO & PIPO. The implementation of PISO shift register has shown in Fig. 1.

Each flip flop has respective input from D0 to D3. If the control signal Shift/load = 0 then each flip flop loaded with input. If the control signal Shift/load = 1 then shifting has performed and output has taken from the last flip flop serially. The implementation of PIPO shift register has shown in Fig. 2. In this as the input has loaded to each flip flop, instantly output has obtained from each flip flop. Once the clock has given to the flip flops, they generate output simultaneously.




Figure 1: Circuit for PISO shift register




Figure 2: Circuit for PIPO shift register

Master-slave D flip flop shown in figure 3. For the function of holding its output, clock inverter is used and we have two signals clock and inverted clock to disable the inputs. There may be possibilities of glitches at the gate node of circuit and to eliminate it PMOS MP3 has used. This circuit results in reduction of delay & area. This circuit never affected because of clock skew.




Figure 3: Master- Slave D flip flop circuit implementation (using BICMOS logic)

1. SCHEMATIC DESIGN

To implement the schematic design for PISO & PIPO shift registers we are required to design all its components independently then implement the circuit for shift registers by using all of them. Cadence Virtuoso schematic editor has been used to design all the schematics using BICMOS logic with the following specifications: Length $L=180\text{nm}$, Width $W=2\ \mu\text{m}$. Figure 4 represents schematic design for inverter. Figure 5 shows schematic design for AND gate. Figure 6 shows implementation of XOR gate. Figures 7 & 8 showing the schematic design for PISO & PIPO shift registers respectively.




Figure 4: Implemented Schematic of Inverter




Figure 5: Implemented Schematic of AND gate




Figure 6: Implemented Schematic of OR gate




Figure 7: Implemented Schematic of PISO shift register




Figure 8: Implemented Schematic of PIPO shift register

2. SIMULATION RESULTS

Analog simulation method of cadence design environment has used to analyse and verify the proposed design of shift registers on 180nm technology. Supply voltage is varying between 1.2 to 2v and frequency of clock signal is 200MHz. The analysis of performance for the proposed shift register circuits have done by comparing the results of its power dissipation with the results of conventional design. Table 1 showing the comparison results. Simulation results for not, and, xor gates, PISO & PIPO shift register have shown in following figures.




Figure 9: Output Waveform of Inverter




Figure 10: Output Waveform of AND gate




Figure 11: Output Waveform of OR gate



Figure 12: Output Waveform of Proposed PISO shift register




Figure 13:Output Waveform of Proposed PIPO shift register

Table 1:Table for comparison of Power Dissipation

Design Technique	Existing design using CMOS logic	Proposed Design using BICMOS logic
PISO	0.22m w	104 μw
PIPO	0.109mw	120μw

III. Conclusion

In this paper master slave D flip flop has used to design 4-bit PISO & PIPO shift register. Proposed shift registers have been implemented by using BICMOS logic and design is simulated in cadence simulation platform using 180nm technology. The aim of doing this is to reduce power dissipation and implement a power efficient shift register that can be use in various complex circuits. By comparing their results with the conventional design we can conclude that proposed shift register has less power dissipation. Comparison results have shown in Table 1. To optimize the design in future improved routing and placement algorithms can be implement.

References

- [1]. Divya Bora, Dr. U. M. Gokhale, "Design of Different Devices using BICMOS Logic", International Journal of Latest Research in Engineering and Technology (IJLRET), (2016), vol. 2, issue 5, page 69-73.
- [2]. Achyutpandey, Ravi Mohan, Vivek Dubey, "Design and analysis of self clocked flip-flop based shift registers using 90 nm CMOS technology", International Journal of scientific research and management (IJSRM), (2015), vol. 3, issue 3, page 2397-2400.
- [3]. Raj Kumar Mistri, Rahul Ranjan, Pooja Prasad, Anupriya "IC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System International Journal of Engineering Research & Technology (IJERT), (2017), vol. 6, issue 4, page 252-256.
- [4]. A.Lakshmi, Dr.P.Chandrasekhar Reddy, "Design and Simulation of Low Power, High Performance Registers using MUX Based D Flip-Flop", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), (2019), vol. 9, issue 1, page 14-22.
- [5]. Saranya.M, V.Vijayakumar, T.Ravi, V.Kannan, "Design of Low Power Universal Shift Register", International Journal of Engineering Research & Technology (IJERT)(2013),vol. 2, issue 2,page 1-6.
- [6]. Noor M. Nayeem, Md. Adnan Hossain, "Efficient Design of Shift Register using Reversible Logic", International Conference of Signal Processing Systems, IEEE proceeding, (2009), DOI 10.1009.
- [7]. CH. Jayaprakash, V. SurendraBabu, T. Indira, 4M. Premkumar, "Design and Analysis 4 Bit Shift Register Using Low Power Pulse Triggered Flip-Flop", International Journal of Electronics & Communication Technology(IJECT),(2014), vol. 5, issue spl. 3, page 121-124.
- [8]. Neil H. E. Weste, David Harris and Ayan Banerjee, CMOS VLSI Design , 3rd edition, Dorling Kindersley Pvt. Ltd. 2006.
- [9]. Namrata Joshi, Ravi Kumar Jangir, "Design of Low Power and High Speed Shift Register", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP),(2019), vol. 9, issue 1, page 28-33.

Namrata Joshi. "Design and Analysis of High Performance PISO & PIPO Shift Registers." IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) 14.2 (2019): 13-18.